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Directional Radio-Frequency Identification Tag Reader
John F. Kennedy Space Center, Florida
A directional radio-frequency identifi-
cation (RFID) tag reader has been de-
signed to facilitate finding a specific ob-
ject among many objects in a crowded
room. The device could be an adjunct
to an electronic inventory system that
tracks RFID-tagged objects as they move
through reader-equipped doorways.
Whereas commercial RFID-tag readers
do not measure directions to tagged ob-
jects, the device is equipped with a
phased-array antenna and a received-
signal-strength indicator (RSSI) circuit
for measuring direction. At the begin-
ning of operation, it is set to address
only the RFID tag of interest. It then
continuously transmits a signal to inter-
rogate that tag while varying the radia-
tion pattern of the antenna. It identifies
the direction to the tag as the radiation-
pattern direction of peak strength of
the signal returned by the tag. An ap-
proximate distance to the tag is calcu-
lated from the peak signal strength. The
direction and distance can be displayed
on a screen. A prototype containing a
Yagi antenna was found to be capable of
detecting a 915.5-MHz tag at a distance
of ≈15 ft (≈4.6 m).
This work was done by Pedro J. Medelius,
John D. Taylor, and John J. Henderson of Dy-
nacs, Inc., for Kennedy Space Center.
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A modular, integrated, completely
solid-state system designed to harvest
and store solar energy is under develop-
ment. Called the “power tile,” the hybrid
device consists of a photovoltaic cell, a
battery, a thermoelectric device, and a
charge-control circuit that are heteroge-
neously integrated to maximize specific
energy capacity and efficiency. Power
tiles could be used in a variety of space
and terrestrial environments and would
be designed to function with maximum
efficiency in the presence of anticipated
temperatures, temperature gradients,
and cycles of sunlight and shadow. Be-
cause they are modular in nature, one
could use a single power tile or could
construct an array of as many tiles as
needed. If multiple tiles are used in an
array, the distributed and redundant na-
ture of the charge control and distribu-
tion hardware provides an extremely
fault-tolerant system.
The figure presents a schematic view
of the device. High-efficiency photo-
voltaic cells would be attached to a thin-
film array of thermoelectric devices,
which, in turn, would be integrated to a
multi-layer thin-film solid-state battery
packaged in a thermally conductive en-
velope. The charge control circuitry
would be integrated either onto the bat-
tery side of the device or into a protec-
tive frame that would enclose the device.
The entire package is designed to be less
than 2 mm thick.
The thermoelectric devices would har-
vest some of the thermal energy in-
curred when solar radiation raises the
temperature on the photovoltaic-cell
side relative to the shaded backside. The
battery would be placed on that opposite
side, and the outer surface of its ther-
mally conductive envelope would be
coated with a thermally emissive mater-
ial to aid in creating the greatest possible
temperature differential for optimum
operation of the thermoelectric device.
The same thermoelectric devices could
also be operated in a power-consuming,
heat-pump mode to keep the batteries
within a desired operational tempera-
ture range during intervals of dark-
ness/cold. Microthermoelectric devices
that are no more than 500 µm thick are
currently under fabrication for intended
integration into the power tile device.
The solid-state battery system performs
nominally in the temperature range of
–20 to 60 °C, and has been shown to
function at limited discharge rates to
temperatures as low as –40 °C. These
thin-film solid-state cells, based on mate-
Integrated Solar-Energy-Harvesting and -Storage Device
Efficiency would be maximized for anticipated ranges of operating conditions.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Photovoltaic Cells
Incident Solar Radiation
Storage Battery
Thermoelectric Devices
A Power Tile would include energy-harvesting, energy-storing, and temperature-regulating parts 
integrated into a compact package.
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rials systems originally developed at Oak
Ridge National Laboratories in the
1990’s, are capable of over 30,000
charge/discharge cycles without appre-
ciable capacity fade, and can withstand
intermittent heating and cooling to tem-
peratures above 100 °C and below –40 °C.
To achieve high efficiency, the photo-
voltaic, thermoelectric device and the
microbattery need to operate coherently.
A smart power silicon chip, currently
under development at JPL, will ensure
the coherent operation of the energy
generating and storage devices within
the power tile system. This chip includes
three synchronized high-efficiency DC-
DC voltage converters for producing
common voltage from the three sources,
a battery-charging circuit, a thermoelec-
tric heater driver circuit, and all the nec-
essary sense and control circuits to pro-
duce the synchronized operation.
A prototype power tile, fabricated at
JPL, has dimensions of 3 cm by 3 cm by 
3 mm. The dual-junction photovoltaic
cell in this power tile is capable of deliv-
ering a current of 125 mA at a potential
of 2.1 V in full sunlight (1 AU). The ther-
moelectric device, a commercial off-the-
shelf system 1.9 mm thick, generates a
current of 20 mA at a potential of ap-
proximately 0.8 V when the photovoltaic
side is at a temperature of 80 °C and the
storage-battery side at a temperature of
45 °C. The battery is a 1 mm thick
Li/LiPON/LiCoO solid-state multilayer
system capable of delivering 20 – 50 mW
of power during the 1/2 hour of ellipse
time typically encountered in low Earth
orbit. The photovoltaic cells and thermo-
electric devices are integrated using a
thermally conductive silver epoxy, while
the battery is encased in aluminum. The
power tile has been tested in an X-25
solar simulator and has been shown to
function in a variety of conditions. Ongo-
ing work includes miniaturizing the
charge control electronics, integrating
true microthermoelectric devices, and
extended lifetime testing.
This work was done by Jay Whitacre, Jean-
Pierre Fleurial, Mohammed Mojarradi,
Travis Johnson, Margaret Amy Ryan, Rat-
nakumar Bugga, William West, Subbarao
Surampudi, and Julian Blosiu of Caltech for
NASA’s Jet Propulsion Laboratory.  Fur-
ther information is contained in a TSP (see
page 1)
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Event-Driven Random-Access-Windowing CCD Imaging System
Regions of interest can be adapted to changes in the scene.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A charge-coupled-device (CCD) based
high-speed imaging system, called a real-
time, event-driven (RARE) camera, is un-
dergoing development. This camera is ca-
pable of readout from multiple
subwindows [also known as regions of in-
terest (ROIs)] within the CCD field of view.
Both the sizes and the locations of the
ROIs can be controlled in real time and
can be changed at the camera frame rate.
The predecessor of this camera was de-
scribed in “High-Frame-Rate CCD Camera
Having Subwindow Capability”(NPO-
30564) NASA Tech Briefs, Vol. 26, No. 12
(December 2002), page 26. The architec-
ture of the prior camera requires tight cou-
pling between camera control logic and an
external host computer that provides com-
mands for camera operation and processes
pixels from the camera. This tight cou-
pling limits the attainable frame rate and
functionality of the camera.
The design of the present camera
loosens this coupling to increase the
achievable frame rate and functionality.
From a host computer perspective, the
readout operation in the prior camera
was defined on a per-line basis; in this
camera, it is defined on a per-ROI basis.
In addition, the camera includes internal
timing circuitry. This combination of fea-
tures enables real-time, event-driven op-
eration for adaptive control of the cam-
era. Hence, this camera is well suited for
applications requiring autonomous con-
trol of multiple ROIs to track multiple
targets moving throughout the CCD
field of view. Additionally, by eliminating
the need for control intervention by the
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The RARE Camera is a high-speed CCD-based imaging system that offers enhanced speed and functionality for tracking moving targets.
